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Abstract—Many algorithms have been parallelized success-
fully on the Intel Xeon Phi coprocessor, especially those
with regular, balanced, and predictable data access patterns
and instruction flows. Irregular and unbalanced algorithms
are harder to parallelize efficiently. They are, for instance,
present in artificial intelligence search algorithms such as
Monte Carlo Tree Search (MCTS). In this paper we study
the scaling behavior of MCTS, on a highly optimized real-
world application, on real hardware. The Intel Xeon Phi allows
shared memory scaling studies up to 61 cores and 244 hardware
threads. We compare work-stealing (Cilk Plus and TBB) and
work-sharing (FIFO scheduling) approaches. Interestingly, we
find that a straightforward thread pool with a work-sharing
FIFO queue shows the best performance. A crucial element for
this high performance is the controlling of the grain size, an
approach that we call Grain Size Controlled Parallel MCTS.
Our subsequent comparing with the Xeon CPUs shows an
even more comprehensible distinction in performance between
different threading libraries. We achieve, to the best of our
knowledge, the fastest implementation of a parallel MCTS on
the 61 core Intel Xeon Phi using a real application (47 relative
to a sequential run).
Keywords-Monte Carlo Tree Search, Intel Xeon Phi, Many-
core, Scaling, Work-stealing, Work-sharing, Scheduling
I. INTRODUCTION
Modern computer architectures show an increasing num-
ber of processing cores on a chip. There is a variety of
many-core architectures. In this paper we focus on the
Intel Xeon Phi (Xeon Phi), which has currently 61 cores.
The Xeon Phi has been designed for high degrees of
parallelism with 244 hardware threads and vectorization.
Thus any application should generate and manage a large
number of tasks to use Xeon Phi efficiently. As long as
all threads are executing balanced tasks, the tasks are easy
to manage and each application runs efficiently. If the tasks
have imbalanced computations, a naive scheduling approach
may cause many threads to sit idle and thus decrease the
system performance. However, many applications rely on
unbalanced computations.
In this paper, we investigate how to parallelize irregular
and unbalanced tasks efficiently on Xeon Phi using MCTS.
MCTS is an algorithm for adaptive optimization that is used
frequently in artificial intelligence [1][2][3][4][5][6].
MCTS performs a search process based on a large number
of random samples in the search space. The nature of each
sample in MCTS implies that the algorithm is considered
as a good target for parallelization. Much of the effort to
parallelize MCTS has focused on using parallel threads to do
tree-traversal in parallel along separate paths in the search
tree [4][7]. Below we present a task parallelism approach
with grain size control for MCTS.
We have chosen to use MCTS for the following three
reasons. (1) Variants of Monte Carlo simulations are a
good benchmark for verifying the capabilities of Xeon Phi
architecture [8]. (2) The scalability of parallel MCTS is a
challenging task for Xeon Phi [9]. (3) MCTS searches the
tree asymmetrically [10], making it an interesting application
for investigating the parallelization of tasks with irregular
and unbalanced computations [9].
Three main contributions of this paper are as follows.
1) A first detailed analysis of the performance of three
widely-used threading libraries on a highly optimized
program with high levels of irregular and unbalanced
tasks on Xeon Phi is provided.
2) A straightforward First In First Out (FIFO) scheduling
policy is shown to be equal or even to outperform
the more elaborate threading libraries Cilk Plus and
TBB for running high levels of parallelism for high
numbers of cores. This is surprising since Cilk Plus
was designed to achieve high efficiency for precisely
these types of applications.
3) A new parallel MCTS with grain size control is
proposed. It achieves, to the best of our knowledge, the
fastest implementation of a parallel MCTS on the 61-
core Xeon Phi 7120P (using a real application) with
47 times speedup compared to sequential execution on
Xeon Phi itself (which translates to 5.6 times speedup
compared to the sequential version on the regular host
CPU, Xeon E5-2596).
The rest of this paper is organized as follows. In section
II the required background information is briefly discussed.
Section III describes the grain size control parallel MCTS.
Section IV provides the experimental setup, and section
V gives the experimental results. Section VI presents the
analysis of results. Section VII discusses related work.
Finally, in Section VIII we conclude the paper.
II. BACKGROUND
Below we provide some background of four topics. par-
allel programming models (Section II-A ), MCTS (Section
II-B ), the game of Hex (Section II-C ), and the architecture
of the Xeon Phi (Section II-D).
A. Parallel Programming Models
Some parallel programming models provide programmers
with thread pools, relieving them of the need to manage
their parallel tasks explicitly [11][12][13]. Creating threads
each time that a program needs them can be undesirable. To
prevent overhead, the program has to manage the lifetime of
the thread objects and to determine the number of threads
appropriate to the problem and to the current hardware.
The ideal scenario would be that the program could just
(1) divide the code into the smallest logical pieces that can
be executed concurrently (called tasks), (2) pass them over
to the compiler and library, in order to parallelize them.
This approach uses the fact that the majority of threading
libraries do not destroy the threads once created, so they can
be resumed much more quickly in subsequent use. This is
known as creating a thread pool.
A thread pool is a group of shared threads [14]. Tasks that
can be executed concurrently are submitted to the pool, and
are added to a queue of pending work. Each task is then
taken from the queue by one of the worker threads, that
execute the task before looping back to take another task
from the queue. The user specifies the number of worker
threads.
Thread pools use either a a work-stealing or a work-
sharing scheduling method to balance the work load. Ex-
amples of parallel programming models with work-stealing
scheduling are TBB [15] and Cilk Plus [12]. The work-
sharing method is used in the OpenMP programming
model [13].
Below we discuss two threading libraries: Cilk Plus and
TBB.
1) Cilk Plus: Cilk Plus is an extension to C and C++
designed to offer a quick and easy way to harness the power
of both multicore and vector processing. Cilk Plus is based
on MIT’s research on Cilk [16]. Cilk Plus provides a simple
yet powerful model for parallel programming, while runtime
and template libraries offer a well-tuned environment for
building parallel applications [17].
Function calls can be tagged with the first keyword
cilk spawn which indicates that the function can be executed
concurrently. The calling function uses the second keyword
cilk sync to wait for the completion of all the functions
it spawned. The third keyword is cilk for which converts
a simple for loop into a parallel for loop. The tasks are
executed by the runtime system within a provably efficient
work-stealing framework. Cilk Plus uses a double ended
queue per thread to keep track of the tasks to execute and
uses it as a stack during regular operations conserving a
function UCTSEARCH(r,m)
i← 1
for i≤ m do
n← select(r)
n← expand(n)
∆←playout(n)
backup(n,∆)
end for
return
end function
Figure 1. The general MCTS algorithm
sequential semantic. When a thread runs out of tasks, it steals
the deepest half of the stack of another (randomly selected)
thread [11] [17]. In Cilk Plus, thieves steal continuations.
2) Threading Building Blocks: Threading Building
Blocks (TBB) is a C++ template library developed by Intel
for writing software programs that take advantage of a
multicore processor [18]. TBB implements work-stealing
to balance a parallel workload across available processing
cores in order to increase core utilization and therefore
scaling. The TBB work-stealing model is similar to the work
stealing model applied in Cilk, although in TBB, thieves
steal children [18].
B. Monte Carlo Tree Search
MCTS is a tree search method that has been successfully
applied in games such as Go, Hex and other applications
with a large state space [3][19][20]. It works by selectively
building a tree, expanding only branches it deems worth-
while to explore. MCTS consists of four steps [21]. (1) In
the selection step, a leaf (or a not fully expanded node) is
selected according to some criterion. (2) In the expansion
step, a random unexplored child of the selected node is
added to the tree. (3) In the simulation step (also called
playout), the rest of the path to a final node is completed
using random child selection. At the end a score ∆ is
obtained that signifies the score of the chosen path through
the state space. (4) In the backprogagation step (also called
backup step), this value is propagated back through the tree,
which affects the average score (win rate) of a node. The
tree is built iteratively by repeating the four steps. In the
games of Hex and Go, each node represents a player move
and in the expansion phase the game is played out, in basic
implementations, by random moves. Figure 1 shows the
general MCTS algorithm. In many MCTS implementations
the Upper Confidence Bounds for Trees (UCT) is chosen
as the selection criterion [5][22] for the trade-off between
exploitation and exploration that is one of the hallmarks of
the algorithm.
The UCT algorithm addresses the problem of balancing
exploitation and exploration in the selection phase of the
MCTS algorithm [5]. A child node j is selected to maximize:
UCT (j) = Xj + Cp
√
ln(n)
nj
(1)
where Xj = wjnj , wj is the number of wins in child j,
nj is the number of times child j has been visited, n is
the number of times the parent node has been visited, and
Cp ≥ 0 is a constant. The first term in the UCT equation is
for exploitation of known parts of the tree and the second
one is for exploration of unknown parts [22]. The level of
exploration of the UCT algorithm can be adjusted by the Cp
constant.
C. Hex Game
Previous scalability studies used artificial trees [7], simu-
lated hardware [23], or a large and complex program [24].
All of these approaches suffered from some drawback for
performance profiling and analysis. For this reason, we de-
veloped from scratch a program with the goal of generating
realistic trees while being sufficiently transparent to allow
good performance analysis, using the game of Hex.
Hex is a game with a board of hexagonal cells [20]. Each
player is represented by a color (White or Black). Players
take turns by alternatively placing a stone of their color on
a cell of the board. The goal for each player is to create a
connected chain of stones between the opposing sides of the
board marked by their colors. The first player to complete
this path wins the game.
In our implementation of the Hex game, a disjoint-set data
structure is used to determine the connected stones. Using
this data structure we have an efficient representation of the
board position to find the player who won the game [25].
D. Architecture of the Intel Xeon Phi
We will now provide a brief overview of the Xeon Phi
co-processor architecture (see Figure 2). A Xeon Phi co-
processor board consists of up to 61 cores based on the Intel
64-bit ISA. Each of these cores contains vector processing
units (VPU) to execute 512 bits of 8 double-precision
floating point elements or 16 single-precision floats or 32-bit
integers at the same time, 4-way SMT, and dedicated L1 and
fully coherent L2 caches [26]. The tag directories (TD) are
used to look up cache data distributed among the cores. The
connection between cores and other functional units such
as memory controllers (MC) is through a bidirectional ring
interconnect. There are 8 distributed memory controllers as
interface between the ring burst and main memory which is
up to 16 GB.
III. GRAIN SIZE CONTROLLED PARALLEL MCTS
The literature describes three main methods for paralleliz-
ing MCTS on shared memory machines: leaf parallelism,
root parallelism, and tree parallelism [4][6][24]. In this paper
an algorithm based on tree parallelism is proposed. In tree
Figure 2. Abstract of Intel Xeon Phi microarchitecture
△ △
Figure 3. Tree parallelism with local lock. The curly arrows represent
threads. The grey nodes are locked ones. The dark nodes are newly added
to the tree.
parallelism one MCTS tree is shared among several threads
that are performing simultaneous tree-traversal starting from
the root [4]. Figure 3 shows the tree parallelism algorithm
with local locks.
It is often hard to find sufficient parallelism in an appli-
cation when there is a large number of cores available as in
Xeon Phi. To find enough parallelism, we will adapt MCTS
to use logical parallelism, called tasks (see Figure 4). In the
MCTS algorithm, iterations can be divided into chunks to be
executed serially. A chunk is a sequential collection of one
or more iterations. The maximum size of a chunk is called
grain size. Controlling the number of tasks (nTasks) allows
to control the grain size (m) of our algorithm. The runtime
can allocate the tasks to threads for execution. With this
technique we can create more tasks than threads i.e., fine-
grained parallelism. By reducing the grain size we expose
more parallelism to the compiler and threading library [27].
Finding the right balance is the key to achieve a good
scaling. The grain size should not be too small because then
spawn overhead reduces performance. It also should not be
too large because that reduces parallelism and load balance
(see Table I).
In order to change the grain size, a wrapper function
needs to be created. In this function, the maximum number
of playouts is divided by the number of desired tasks.
Each individual task has nP layouts/nTasks iterations.
Then, the UCTSearch is run for the specified number of
iterations as a separate task. The grain size could be as
Table I
THE CONCEPTUAL EFFECT OF GRAIN SIZE.
Large grain size
(nTasks ≪ nCores)
Speedup bounded by tasks
(not enough parallelism)
Right grain size Good speedup
Small grain size
(nTasks ≫ nCores)
Spawn and scheduling overhead
(reduces performance)
function GSCPM(s,nP layouts)
m← nP layouts/nTasks
r← create a shared root node with state s
t← 1
for t ≤ nTasks do
execute UCTSearch(r,m) as task t
end for
wait for all tasks to be finished
return best child of r
end function
Figure 4. The pseudo-code of GSCPM algorithm.
small as one iteration. We call this approach Grain Size
Controlled Parallel MCTS (GSCPM).The GSCPM pseudo-
code is shown in Figure 4.
It is important to study how our method scales as the
number of processing cores increases. Figure 5 shows the
scalability profile produced by Cilkview [28] that results
from a single instrumented serial run of the GSCPM al-
gorithm for different numbers of tasks. The curves show
the amount of available parallelism in our algorithm; they
are lower bounds indicating an estimation of the potential
program speedup with the given grain size. As can be
seen, fine-grained parallelism (many tasks) is needed for
MCTS to achieve good intrinsic parallelism. Using 16384
tasks shows near perfect speedup on 61 cores. The actual
performance of a parallel application is determined not only
by its intrinsic parallelism, but also by the performance of
the runtime scheduler. Therefore, it is important to find an
efficient scheduler.
A. Implementation Details
Parallelization of the computational loop in the UCT-
Search function (see Figure 1) across processing units (e.g.,
cores and threads) is rather simple. We assume the absence
of any logical dependencies between iterations.1 In our
implementation of tree parallelism, a lock is used in the
expansion phase of the MCTS algorithm in order to avoid
the loss of any information and corruption of the tree data
structure [1]. To allocate all children of a given node, a pre-
allocated vector of children is used. When a thread tries to
append a new child to a node it increments an atomic integer
variable as the index to the next possible child in the vector
1This assumption may affect the quality of the search, but this phe-
nomenon, called search overhead, is out of scope of this paper [6]
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Figure 5. The scalability profile produced by Cilkview for the GSCPM
algorithm from Figure 4. The number of tasks are shown. Higher is more
fine-grained.
of children. The values of wj and nj are also defined to be
atomic integers (see Section II-B).
The main approach to parallelize the algorithm is to create
a number of parallel tasks equal to nTasks. By increasing the
value of nTasks, each of the tasks contains a lower number of
iterations. Figure 6 shows how the algorithm is parallelized
with different threading libraries.
Cilk Plus and TBB are designed to efficiently balance
the load for fork-join parallelism automatically, using a
technique called work-stealing. In a basic work-stealing
scheduler, each thread is called a worker. Each worker
maintains its own double-ended queue (deque) of tasks. Cilk
Plus and TBB differ in their concept of what is a stealable
task. For each spawned UCTSearch, there are two conceptual
tasks: (1) the continuation of executing the loop around
UCTSearch, (2) a child task UCTSearch. This task called
continuation. A key difference between Cilk Plus and TBB
is that in Cilk Plus, thieves steal continuations. In TBB,
thieves steal children. In TPFIFO the tasks are put in a
queue. It implements work-sharing; but the order that the
tasks are executed is similar to child stealing. The first task
that enters the queue is the first task that gets executed.
In our thread pool implementation2 (called TPFIFO)
the task functions are executed asynchronously. A task is
submitted to a FIFO work queue and will be executed as
soon as one of the pool’s threads is idle. Schedule returns
immediately and there are no guarantees about when the
2We use the open source library based on Boost C++ libraries which is
available at http://sourceforge.net/projects/threadpool/
/ / C++11
s t d : : v e c t o r <s t d : : t h r e a d > t h r e a d s ;
f o r ( i n t t = 0 ; t < nTasks ; t ++) {
t h r e a d s . push back ( s t d : : t h r e a d ( UCTSearch ( r ,m ) ) ) ;
}
/ / Wait f o r a l l t a s k s t o be f i n i s h e d
/ / TBB
t b b : : t a s k g r o u p g ;
f o r ( i n t t = 0 ; t < nTasks ; t ++) {
g . run ( UCTSearch ( r ,m ) ) ;
}
g . w a i t ( ) ;
/ / C i l k P lus 1
f o r ( i n t t = 0 ; t < nTasks ; t ++) {
c i l k s p a w n UCTSearch ( r ,m) ;
}
c i l k s y n c ;
/ / C i l k P lus 2
c i l k f o r ( i n t t = 0 ; t < nTasks ; t ++) {
UCTSearch ( r ,m) ;
}
/ / Wait f o r a l l t a s k s t o be f i n i s h e d
/ / Thread poo l w i t h FIFO s c h e d u l i n g
f o r ( i n t t = 0 ; t < nTasks ; t ++) {
TPFIFO . s c h e d u l e ( UCTSearch ( r ,m ) ) ;
}
TPFIFO . w a i t ( ) ;
Figure 6. Task parallelism for GSCPM, based on different threading
libraries.
tasks are executed or how long the processing will take.
Therefore, the program waits for all the tasks to be finished.
Efficiency of Random Number Generation (RNG) is a cru-
cial performance aspect of any Monte Carlo simulation [29].
In our implementation, the highly optimized Intel MKL
is used to generate a separate RNG stream for each task.
One MKL RNG interface API call can deliver an arbitrary
number of random numbers. In our program, a maximum
of 64 K random numbers are delivered in one call [30]. A
thread generates the required number of random numbers
for each task.
IV. EXPERIMENTAL SETUP
The goal of this paper is to study the scalability of
irregular unbalanced task parallelism on the Xeon Phi. We do
so using a specially written, highly optimized, Hex playing
program, in order to generate realistic real-world search
spaces.3
A. Test Infrastructure
The performance evaluation of GSCPM was performed on
a dual socket Intel machine with 2 Intel Xeon E5-2596v2
CPUs running at 2.40GHz. Each CPU has 12 cores, 24
hyperthreads and 30 MB L3 cache. Each physical core has
3Source code is available at https://github.com/mirsoleimani/paralleluct/
Table II
SEQUENTIAL VERSION. TIME IN SECONDS.
Processor Board Size Sequential Time (s)
Xeon CPU 11x11 21.47± 0.07
Xeon Phi 11x11 185.37 ± 0.53
256KB L2 cache. The peak TurboBoost frequency is 3.2
GHz. The machine has 192GB physical memory. The ma-
chine is equipped with an Intel Xeon Phi 7120P 1.238GHz
which has 61 cores and 244 hardware threads. Each core
has 512KB L2 cache. The Xeon phi has 16GB GDDR5
memory on board with an aggregate theoretical bandwidth
of 352 GB/s.
The Intel Composer XE 2013 SP1 compiler was used
to compile for both Intel Xeon CPU and Intel Xeon Phi.
Four different threading libraries were used for evaluation:
C++11, Boost C++ libraries 1.41, Intel Cilk Plus, and
Intel TBB 4.2. We compiled the code using the Intel C++
Compiler with a -O3 key.
In order to generate statistically significant results in a
reasonable amount of time, 1,048,576 playouts are executed
to choose a move. The board size is 11x11. The UCT
constant Cp is set at 1.0 in all of our experiments. To
calculate the playout speedup the average of time over 10
games is measured for doing the first move of the game
when the board is empty. The results are within less than
3% standard deviation.
V. EXPERIMENTAL RESULTS
Table II shows the sequential time to execute the specified
number of playouts. The sequential time on the Xeon Phi is
almost 8 times slower than the Xeon CPU. This is because
each core on the Xeon Phi is slower than each one on the
Xeon CPU. (The Xeon Phi has in-order execution, the CPU
has out-of-order execution, hiding the latency of many cache
misses.)
The time of execution in the first game is rather longer on
Xeon Phi; therefore the overhead costs for thread creation
may include a significant contribution to the parallel region
execution time. This is a known feature of the Xeon Phi,
called the warm-up phase [27]. Therefore, the first game
is not included in the results to remove that overhead. The
majority of threading library implementations do not destroy
the threads created for the first time [27].
The graph in Figure 7 shows the speedup for different
threading libraries on a Xeon Phi, as a function of the
number of tasks. We recall that going to the right of the
graph, finer grain parallelism is observed.
Creating threads in C++11 equal to the number of tasks
is the simplest approach. The best speedup for C++11 on
Xeon Phi is achieved for 256 threads/tasks. It is better
than cilk spawn and cilk for from Cilk Plus and TBB
(task group) with the same number of tasks. However, the
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Figure 7. Speedup on Intel Xeon Phi. Higher is better. Left: coarse-grained
parallelism. Right: fine-grained parallelism.
limitation of this approach is that creating larger numbers
of threads has large overhead. The reduction in speedup for
C++11 is shown in Figure 7.
For cilk for on the Xeon Phi, the best execution time is
achieved for fine-grained tasks, when the number of tasks
is greater than 2048. The performance of TBB (task group)
and TPFIFO are quite close on the Xeon Phi. TPFIFO scales
for up to 4096 tasks and TBB (task group) scales for up to
2048 tasks. The reason for the similarity between TBB and
TPFIFO on Xeon Phi is explained in III-A.
VI. DISCUSSION AND ANALYSIS
In analyzing our results on Xeon Phi, we also measured
the performance of GSCPM on Xeon CPU. Figure 8 depicts
the observed time for each threading library as a function
of the number of processed tasks, as measured on Xeon
CPU. We see three interesting facts. (1) Each method has
different behaviors, which depend on its implementation. It
is shown that on the Xeon CPU, by doubling the numbers
of tasks the running time becomes almost half for up to
32 threads for C++11, Cilk Plus (cilk spawn and cilk for),
and TPFIFO. C++11 and TBB (task group) achieve very
close performance for up to 32 tasks. (2) For 64 and 128
tasks, the speedup for C++11 is better than for Cilk Plus and
TBB. Cilk Plus speedup is less than the other methods up
to 16 threads. (3) The best time for cilk for on Xeon CPU
is observed for coarse-grained tasks, when the numbers of
tasks are equal to 32. It shows the optimal task grain size for
Cilk Plus. The measured time for Cilk Plus comes very close
to TBB (task group) on Xeon CPU, while it never reaches to
TBB (task group) performance on Xeon Phi after 64 tasks.
Figure 9 shows a mapping from TPFIFO speedup to the
Cilkview graph for 61 cores. We remark that the results of
Figure 7 correspond nicely to the Cilkview results for up to
2 4 8 16 32 64 12
8
25
6
51
2
10
24
20
48
40
96
Number of Tasks
2
6
10
14
18
S
p
e
e
d
u
p
C++11
cilk_spawn
cilk_for
task_group
TPFIFO
Figure 8. Speedup on Intel Xeon CPU. Higher is better. Left: coarse-
grained parallelism. Right: fine-grained parallelism.
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Figure 9. Comparing Cilkview analysis with TPFIFO speedup on Xeon
Phi. The dots show the number of tasks used for TPFIFO. The lines shows
the number of tasks used for Cilkview.
256 tasks. After that the speedup continues to improve but
not as expected by Cilkview due to overheads.
VII. RELATED WORK
Saule et al. [31] compared the scalability of Cilk Plus,
TBB, and OpenMP for a parallel graph coloring algorithm.
They also studied the performance of aforementioned pro-
gramming models for a micro-benchmark with irregular
computations. The micro-benchmark is a parallel for loop
especially designed to be less memory intensive than graph
coloring. The maximum speedup for this micro-benchmark
on Xeon Phi was 47 and is obtained using 121 threads.
Authors in [32] used a thread pool with work-stealing and
compared it to OpenMP, Cilk Plus, and TBB. They used
Fibonacci as an example of unbalanced tasks. In contrast to
our results, their approach shows no improvement over other
methods for unbalanced tasks before using 2048 tasks with
work-stealing.
Baudisˇ et al. [33] reported the performance of a lock free
tree parallelism for up to 22 threads. They used a different
speedup measure. The strength speedup is good up to 16
cores but the improvement drops after 22 cores.
Yoshizoe et al. [7] study the scalability of MCTS algo-
rithm on distributed systems. They have used artificial game
trees as the benchmark. Their closest settings to our study
are 0.1 ms playout time and branching factor of 150 with
72 distributed processors. They showed a maximum of 7.49
times speedup for distributed UCT on 72 CPUs. They have
proposed depth first UCT and reached 46.1 times speedup
for the same number of processors.
VIII. CONCLUSION
In this paper we have presented a scaling study of irregular
and unbalanced task parallelism on real hardware, using a
full-scale, highly optimized, artificial intelligence program,
a program to play the game of Hex, that was specifically
designed from scratch for this study.
We have studied a range of scheduling methods, ranging
from a simple FIFO work queue, to state of the art work-
sharing and work-stealing libraries. Cilk Plus and TBB are
specifically designed for irregular and unbalanced (divide
and conquer) parallelism. Despite the high level of optimiza-
tion of our sequential code-base, we achieve good scaling
behavior, a speedup of 47 on the 61 cores of the Xeon Phi.
Surprisingly, this performance is achieved using one of the
simplest scheduling mechanisms, a FIFO thread pool.
In our analysis we found the notion of grain size to
be of central importance. Traditional parallelizations of
MCTS (tree parallelism, root parallelism) use a one-to-
one mapping of the logical tasks to the hardware threads
(see, e.g., [4][6][9]). In this paper we introduced Grain
Size Controlled MCTS, where the logical task is divided
into more, smaller, tasks, that a straightforward FIFO work-
sharing scheduler can then schedule efficiently, without the
overhead of work-stealing approaches.
A crucial insight of our work is to view the search job not
as coarse-grained monolithic tasks, but as a logical task that
consists of many individual searches which can be grouped
into finer grained tasks. Note that our one-task-per core
speedup reaches 31 on 61 cores and our many-tasks speedup
reaches 47 on 61 cores (see Figure 7). We have not seen
better performance on Xeon Phi.
For future work, here we remark that the view of a
parallel search algorithm as consisting of loosely connected
individual searches is reminiscent of Transposition Driven
Scheduling [7][34] and may find application in other best-
first algorithms, e.g., in [35][36]. Therefore, we envision a
wider applicability of Grain Size Controlled to other best-
first searches. Furthermore, the high scaling performance is
promising. Our approach with a specially designed clean
program allows easy experimentation, and we are working
on extending the thread pool scheduler on the Xeon Phi.
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